Algorithms for VLSI Physical Design Automation by Naveed A. Sherwani

By Naveed A. Sherwani

Algorithms for VLSI actual layout Automation, 3rd Edition covers all facets of actual layout. The booklet is a center reference for graduate scholars and CAD pros. for college students, thoughts and algorithms are offered in an intuitive demeanour. For CAD pros, the cloth offers a stability of concept and perform. an intensive bibliography is supplied that is important for locating complex fabric on an issue. on the finish of every bankruptcy, routines are supplied, which diversity in complexity from basic to investigate point.
Algorithms for VLSI actual layout Automation, 3rd Edition presents a complete historical past within the ideas and algorithms of VLSI actual layout. The aim of this booklet is to function a foundation for the advance of introductory-level graduate classes in VLSI actual layout automation. It presents self-contained fabric for educating and studying algorithms of actual layout. All algorithms that are thought of uncomplicated were integrated, and are provided in an intuitive demeanour. but, even as, adequate aspect is supplied so that readers can truly enforce the algorithms given within the textual content and use them.
the 1st 3 chapters give you the history fabric, whereas the concentration of every bankruptcy of the remainder of the e-book is on every one section of the actual layout cycle. additionally, more moderen subject matters corresponding to actual layout automation of FPGAs and MCMs were incorporated.
the fundamental function of the 3rd variation is to enquire the hot demanding situations provided through interconnect and method options. In 1995 while the second one variation of this booklet was once ready, a six-layer approach and 15 million transistor microprocessors have been in complex levels of layout. In 1998, six steel approach and 20 million transistor designs are in creation. new chapters were further and new fabric has been integrated in virtually allother chapters. a brand new bankruptcy on procedure innovation and its influence on actual layout has been further. one other concentration of the 3rd version is to advertise use of the web as a source, so anywhere attainable URLs were supplied for additional research.
Algorithms for VLSI actual layout Automation, 3rd Edition is a massive middle reference paintings for pros in addition to an complex point textbook for college kids.

Show description

Read Online or Download Algorithms for VLSI Physical Design Automation PDF

Best algorithms books

Fundamentals of Algorithmics

Notice: high quality B/W experiment with colour entrance & again covers.

this is often an introductory-level set of rules publication. It contains worked-out examples and precise proofs. provides Algorithms via variety quite than software. comprises established fabric by means of ideas hired, now not through the appliance sector, so readers can development from the underlying summary techniques to the concrete software necessities. It starts off with a compact, yet entire creation to a couple beneficial math. And it ways the research and layout of algorithms by means of sort instead of via software.

Algorithms and Programming: Problems and Solutions (2nd Edition) (Springer Undergraduate Texts in Mathematics and Technology)

"Algorithms and Programming" is essentially meant for a primary yr undergraduate direction in programming. dependent in a problem-solution structure, the textual content motivates the scholar to imagine in the course of the programming approach, hence constructing an organization figuring out of the underlying thought. even supposing a reasonable familiarity with programming is thought, the booklet is well used by scholars new to desktop technology.

Nonlinear Assignment Problems: Algorithms and Applications

Nonlinear project difficulties (NAPs) are common extensions of the vintage Linear project challenge, and regardless of the efforts of many researchers over the last 3 a long time, they nonetheless stay many of the toughest combinatorial optimization difficulties to unravel precisely. the aim of this ebook is to supply in one quantity, significant algorithmic points and purposes of NAPs as contributed via top overseas specialists.

OpenCL in Action: How to Accelerate Graphics and Computations

Precis OpenCL in motion is a radical, hands-on presentation of OpenCL, with an eye fixed towards exhibiting builders easy methods to construct high-performance purposes in their personal. It starts off via offering the center strategies at the back of OpenCL, together with vector computing, parallel programming, and multi-threaded operations, after which courses you step by step from uncomplicated info buildings to complicated capabilities.

Extra resources for Algorithms for VLSI Physical Design Automation

Sample text

1. VLSI Design Cycle 3 objects in two and three dimensions. However, a pure geometric point of view ignores the electrical (both digital and analog) aspect of the physical design problem. In a VLSI circuit, polygons and lines have inter-related electrical properties, which exhibit a very complex behavior and depend on a host of variables. Therefore, it is necessary to keep the electrical aspects of the geometric objects in perspective while developing algorithms for VLSI physical design automation.

If some connections or components fail to meet their timing requirements, or fail due to the effect of one component on another, then some or all phases of physical design need to be repeated. Typically, these ‘repeat-or-not-to-repeat’ decisions are made by experts rather than tools. This is due to the complex nature of these decisions, as they depend on a host of parameters. 5 Design Styles Physical design is an extremely complex process. Even after breaking the entire process into several conceptually easier steps, it has been shown that each step is computationally very hard.

In early ICs, a few hundred transistors were interconnected using one layer of metal. As the number of transistors grew, the interconnect area increased. However, with the introduction of a second metal layer, the interconnect area decreased. This has been the trend between design complexity and the number of metal layers. In current designs, with approximately ten million transistors and four to six layers of metal, one finds about 40% of the chips real estate dedicated to its interconnect. While more metal layers help in reducing the die size, it should be noted that more metal layers (after a certain number of layers) do not necessarily mean less interconnect area.

Download PDF sample

Rated 4.21 of 5 – based on 9 votes